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ABSTRACT 
This paper presents a linearisation technique which 
aims to cancel out the third order distortion of a 
CMOS triode transconductor due to the mobility 
reduction effect of the conversion transistors. The 
transconductor consist of a parallel operating 
voltage and current biased differential pair. It is 
realised in a 0.8pm CMOS process. Simulation 
results, obtained with state-of-the-art MOS models, 
show a significant deviation from the measurement 
results. It is shown that the third order distortion 
prediction of the generally used ‘8-model’ for 
mobility reduction is rather poor in the triode region. 
W with: KO = p.C,, .- L 
Saturation region (vds 2 Vgs - V,): 
If Vds is constant in the triode region, Id is linear 
with Vgs [ 11. In the saturation region the sum or the 
difference of Vgs of two transistors must be constant 
for a linear V to I conversion [2,3]. According to this 
model the synthesised circuits have a perfectly linear 
transfer function. However due to second order 
effects the linearity of such circuits is limited. In a 
balanced circuit the even order distortion will cancel 
out, however odd order distortion will not cancel 
out. Especially the mobility reduction effect 
introduces significant third order distortion. The 
mobility reduction effect can be modelled by the 
‘8-model’ which is obtained by replacing I?, by &ff 
in eq. 1, where: 
1. INTRODUCTION 
MOS transconductors are widely used, for example 
in gm-C filters. Since these circuits are usually v -  
encountered on mixed-A/D integrated circuits, large 
and balanced input signals are required to reduce the 
influence of digitally induced substrate noise. To 
keep the distortion due to the large input signals 
within acceptable limits, linearisation techniques are 
needed. The synthesis of linear MOS 
transconductors is usually based on a first order 
strong inversion model: 
Triode region (vds < Vgs -Vt): 
Id = Ko . v& .(vgs - v t  - vds) (la) 
although quite simple, eq. 2 is used in state-of-the- 
art MOS models. The achieved linearity with known 
transconductor structures realised in a sub-micron 
process (84.4) is much lower than in an older 
process with a larger oxide thickness (84.05). The 
linearisation technique presented in this paper aims 
to reduce the third order distortion of a triode MOS 
transconductor. To reach this aim, the non-linearity 
due to the mobility reduction effect is taken into 
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Fig. I :  Concept: The VSC (left) in parallel with the CSC (right). 
account in the synthesis phase (similar as in [4]). 
The implementation in this paper involves parallel 
operation of a voltage biased and a current biased 
triode MOS differential pair but the linearisation 
technique is more widely applicable, for example for 
bipolar junction transistors. 
2. THE LINEARISATION TECHNIQUE 
Fig. 1 shows the conceptual topology of the 
linearised transconductor. The left-hand side of this 
figure presents a triode MOS differential pair biased 
by a tail voltage source, to be called Voltage Source 
Configuration (VSC). The value of the tail voltage 
source is determined by the common mode 
component of the input voltage. The biasing by a tail 
current source is depicted on the right-hand side, the 
Current Source Configuration (CSC). When all four 
conversion transistors M1 through M4 are identical 
and are biased at the same operating point, the same 
Taylor-series is valid for all of them: 
(3) 
where v is the small signal gate-source voltage and 
Id the output current of one transistor. The Taylor 
coefficients can be calculated from the '6-model' 
and are dependent on the IC process and bias point. 
Relying on the Taylor-series of eq. 3, the differential 
output current of the VSC and CSC are respectively: 
(44  
1 3 
iout-diff-vsc = a l  'Vin +-.a3 'Vin 4 
and 
By putting these two configurations in parallel, the 
first order terms a1 . vin will add up and the third 
order terms will cancel out if*: 
(5 )  
2 
a2 = a l ' a 3  
Using the '&model' for the triode MOS transistor 
and substituting: Vgs = Vgso + v , one can calculate 
the Taylor-series expansion of the drain current with 
respect to v. Evaluating eq. 5 results in: 
and 
2 (1+x .8 .vdS)2  * e 2  
a1 ' a3  = ( K O  .vds) . (6b) 
These two expressions are identical, which means 
that the linearisation condition is simply met by 
adding the currents of a VSC and a CSC (ratio 1:l). 
This condition is independent of DC biasing. 
Moreover, if the transistors are matched the 
linearisation technique does not depend on the 
temperature and process variations. This suggest a 
robust linearisation technique, provided that 
%-model' in the triode region is valid. 
(1 +e-(vgs, - .J6 
* Note that by scaling the VSC and CSC a sufficient 
L condition is that a2 is proportional to a1 . a3. This 
can be used for a BJT implementation with the 
VSC and CSC in the ratio 2: 1.  
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Fig 2: Measured and simulated transconductance. 
3. SIMULATION AND MEASUREMENT 
RESULTS 
In order to verify the linearisation concept described 
above, an experimental chip was designed and 
fabricated in a 0.8ym nwell process. The VSC and 
the CSC are implemented with PMOSTs. The 
transconductance for both configurations is 
measured. It appears that the tranconductance of the 
VSC is concave and the transconductance of the 
CSC is convex, as expected from eq. 4. This holds 
for the entire tuning range from lops up to 70yS. In 
fig. 2 the simulation results, using the Philips level 9 
MOS model [ 5 ] ,  and the measurement results are 
given for the VSC and CSC for Vds is 0.4V. The 
Vgso of the conversion MOSTs M1 through M4 is 
3.5V, the threshold voltage Vt is lV, the 
transconductance factor KQ is equal to 100pA/V2 and 
6 is about 0.3 V I .  A closer look at the 
transconductance curves shows that the measured 
and simulated transconductance curves for the VSC 
are almost equal. However, the measured curve for 
the CSC is much more linear than the simulated 
curve. As a result, the non-linearity cancellation by 
adding the output currents of the VSC and CSC is 
disturbed in measurements, in contrast to the 
simulation results. The measured third order 
harmonic distortion HD3 of the VSC is -43dB and 
the HD3 of the CSC is -48dB for an input voltage of 
4Vppdiff at a frequency of 1kHz. The measured HD3 
of the total transconductor is -56dB this is an 
improvement of 8dB compared to the CSC only. 
However, simulations predict an improvement of 
about 30dB. The asymmetry of the transconductance 
curve results in second order distortion which is 
about -65dB for a Vds of 0.4V. 
To be sure whether the deviation of the measured 
CSC is a fundamental problem or dependent on the 
implementation*, external high quality sources are 
applied instead of the on-chip sources. The third 
order harmonic distortion in the triode region is 
measured and simulated [5].  The results are shown 
in fig. 3. Comparing the measurements and 
simulations results the following observations can be 
made: 
1) The measured distortion of the VSC has a 
sharp minimum at a certain Vds value. This is the 
point where the third order non-linearity changes 
sign [6]. Below this transition point the non-linear 
terms of the VSC and the CSC have opposite signs, 
so that a cancellation can occur. This means that the 
proposed linearisation technique can only be used 
for Vds lower than about 1V (Vgs=3.5V). This is in 
accordance with the simulation results of the Philips 
level 9 model. However, often used models like 
Spice level 3 and BSIM models predict this 
transition point at a much higher Vds, close to 
2) Even if the distortion terms of the VSC and the 
CSC have opposite signs in the triode region, their 
magnitude is not equal. However, the considered 
circuit simulators using Spice level 3, BSIM or the 
Philips level 9 MOS model, predict distortion of the 
Vdssat. [a 
* Note that a finite output resistance of a current 
source also leads to a more linear transfer function. 
In fact an optimal impedance can be found. 
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Fig 3: Measured and Simulated HD3 versus Vds. 
same magnitude, because deep in the triode region 
they all rely on the ‘&model’. Therefore simulations 
predict a perfect distortion cancellation. In practice 
the linearity improvement is moderate. The incorrect 
modelling of the ‘@model’ is recently also reported 
in [7 ] .  
3) A current biased triode differential pair has a 
more linear transfer function than a voltage biased 
differential pair. Nevertheless, triode differential 
pairs are often biased with grounded sources [ 11. 
4. CONCLUSIONS 
A linearisation technique is presented aiming at 
cancelling third order non-linearity ’ s due to mobility 
reduction in CMOS triode transconductors. This 
should be achieved by parallel operating differential 
pairs, one biased by a tail voltage source and one 
biased by a tail current source. Measurements show 
that the third order distortion is reduced by 8dB. In 
simulations significantly more non-linearity 
reduction is found. This is due to the poor third 
order distortion prediction in the triode region of the 
widely used ‘8-model’ for mobility reduction. 
Moreover, it also appears that current biasing of a 
triode MOS differential pair results in a more linear 
transfer function than voltage biasing. 
ACKNOWLEDGEMENT 
This work is supported by Philips Research 
Laboratories Eindhoven. The authors would like to 
thank E. van der Zwan for his fruitful discussions. 
REFERENCES 
[I] J.  L. PENNOCK, ‘CMOS TRIODE TRANSCONDUCTOR FOR 
CONTINUOUS-TIME ACTIVE INTEGRATED FILTERS’, 
ELECTRONICSLETTERS, VOL. 21, PP 817-818,1985 
[2] A. P. NEDUNGADI, T. R. VISWANATHAN, ‘DESIGN OF 
LINEAR CMOS TRANSCONDUCTANCE ELEMENTS’, IEEE 
TRANSACTION ON CIRCUITS SYSTEMS, VOL CAS-31, PP 
891-894, 1984 
[3] K. BULT, H. WALLINGA: ‘A CLASS OF ANALOG CMOS 
CIRCUITS BASED ON THE SQUARE-LAW CHARACTERISTIC 
OF AN MOS TRANSISTOR IN SATURATION’, IEEE 
JOURNAL. OF SOLID-STATE CIRCUITS, 
357-365,1987 
VOL SC-22, PP 
[4] A. L. COBAN, P. E. ALLEN, ‘LOW-VOLTAGE CMOS 
TRANSCONDUCTANCE CELL BASED ON PARALLEL 
OPERATION OF TRIODE AND SATURATION 
TRANSCONDUCTORS’, ELECTRONICS LETERS, VOL. 30, 
PP. 1124-1126. 1994. 
[SIR.  M. D. A. VELGHE. D. B. M. KLAASSEN AND F. M. 
KLAASSEN: ‘COMPACT MOS MODELING FOR ANALOG 
CIRCUIT SIMULATION.’, IEDM 1993 TECH. DIGEST, PAGE 
[6] E. A. M. KLUMPERINK, C. H. J. MENSINK AND P. M. 
STROET, ‘COMMENT: LOW-VOLTAGE CMOS 
TRANSDUCTANCE CELL BASED ON PARALLEL 
OPERATION OF TRIODE AND SATURATION 
TRANSCONDUCTORS’, ELECTRONICS LElT., VOL. 30, PP. 
1824-1825,1994. 
485-488 
[7] G. GROENEWOLD, W. J. LUBBERS, ‘SYSTEMATIC 
DISTORTION ANALYSIS FOR MOSFET INTEGRATORS WITH 
USE OF A NEW MOSFET MODEL’, IEEE TRANSACTIONS ON 
CIRCUITS AND SYSTEMS 11, VOL 41, NO 9, SEPTEMBER 
1994, PAGE 569-580 
226 
